Senior Digital Design Engineer (ASIC / NOC / SOC)
Exciting opportunity as Senior Digital IC Design Engineer to join the world leader in network-on-chip interconnect technology integration and deployment for SoCs.
Located in offices to the west of Paris, my client provides semiconductor intellectual property (IP) for some of the best known brands in the world - covering a wide range of applications from AI to cars, mobile phones, IoT, cameras, and SSD controllers.
As Senior Digital IC Design Engineer , your key task will be to create IPs for customer specifications, working closely with the verification team to resolve any issues.
Key Responsibilities :
- Write microarchitecture specification for highly configurable IPs.
- Develop or upgrade IPs RTL description with performance, power, area goals.
- Communicate with Software, Modeling and Documentation teams about your changes to ensure product cohesion.
- Help improve and refine processes, methodologies, and metrics
Experience Requirements / Qualifications :
- 5+ years of industry experience as an RTL Design Engineer - ASIC / SOC / FPGA
- Knowledge of Verilog or SystemVerilog.
- Knowledge of interconnect technology is a plus
- Knowledge of Cache architecture is a plus.
- Knowledge of AMBA protocols, ARM / MIPS processors, on-chip interfaces such as OCP & AXI
- Experience with C / C++ or Python or JavaScript is a plus.
- Good written and verbal communication skills in both French and English
- Positive attitude and approach to the work.
Education Requirements :
Engineering Master's Degree
To learn more, or apply, please contact Rob Hudson @ IC Resources.
Ingénieur en Vérification UVM Cible ASIC / FPGA / SOC F/H
Nous recherchons un ingénieur en microélectronique, justifiant d'une première expérience réussie en vérification au niveau IP ou system (top level) de SoC. Communication facile pour échanger avec les autres membres de l’équipe et les autres métiers (design / DFT / backend). Maîtrise étendue de la vé...
Ingénieur en Vérification UVM Cible ASIC / FPGA / SOC F/H
Nous recherchons un ingénieur en microélectronique, justifiant d'une première expérience réussie en vérification au niveau IP ou system (top level) de SoC. Communication facile pour échanger avec les autres membres de l’équipe et les autres métiers (design / DFT / backend). Maîtrise étendue de la vé...
Ingénieur en Vérification UVM Cible ASIC / FPGA / SOC F/H
Nous recherchons un ingénieur en microélectronique, justifiant d'une première expérience réussie en vérification au niveau IP ou system (top level) de SoC. Communication facile pour échanger avec les autres membres de l’équipe et les autres métiers (design / DFT / backend). Maîtrise étendue de la vé...
Senior Physical Design Engineer
Deliver physical design of an end-to-end IP or integration of ASIC/SoC design. Develop and own physical design implementation of multi-hierarchy low-power designs, including physical-aware logic synthesis, design for testability, floorplan, place and route, static timing analysis, IR Drop, EM, and p...
Senior Analog/RF IC Design engineer
Senior Analog/RF IC design engineer. Master’s Degree and/or Engineering school specialized in microelectronics design. Layout design and verification. MHz (demodulator, load modulation, energy recovery) proven design experience. ...
ASIC Design Engineer
ASIC Design Engineer - Sophia-Antipolis - Advanced Wireless Technology!. Based in the south of France, my client is looking for an ASIC Design Engineer to join their team. Working on developments for WiFi and Bluetooth that are several generations ahead of the market, this is a fantastic opportunity...
[CONTRACT] Digital Design Engineer
Job Title: Digital Design Engineer. They are looking for a digital design engineer. Our client is a pioneer in design and development of space-grade FPGA and e-FPGA located in Paris and Montpellier. The mission is to develop different IPs on ASICs and FPGAs. ...
Ingénieur en Implémentation Physique (Backend) sur cible ASIC/SOC F/H
Maîtriser les outils d'implémentation physique orientés ASIC tels que IC Compiler de Synopsys et Innovus de Cadence pour optimiser les performances du design tout en respectant les contraintes. Ingénieur(e) de formation avec une solide expérience en implémentation physique sur des cibles ASIC/SOC. C...
Senior RTL Design Engineer
Position: Senior RTL Designer. Your role will encompass CPU specifications, micro architecture, design, power optimization, synthesis and you will support the physical design and verification teams. ...
STAGE-Design RTL autour d'une IP RICSV pour ASIC/FPGA/SOC F/H
Le design demeure une partie indispensable dans la conception d’un ASIC ou un FPGA. Que ce soit du pur design RTL, de l’intégration d’IPs basiques ou complexes ou bien du sanity check sur le code déjà élaboré, vous trouverez la partie qui vous intéresse le plus et dans laquelle vous souhaitez évolue...